

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States, Patent and Trademark Office Address: COMMISSIONER FOR PATENTS 10.0-10.1490 Alexandria, Viginia 22313-1450 www.uspto.gov

DATE MAILED: 10/06/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/643,438	08/19/2003	Debra Bernstein	10559-076002	4424
20985	7590 10/06/2006		EXAMINER	
FISH & RICHARDSON, PC			COLEMAN, ERIC	
P.O. BOX 1022 MINNEAPOLIS, MN 55440-1022			ART UNIT	PAPER NUMBER
WIIWINDA OL	10, 1111 33440 1022		2183	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/643,438	BERNSTEIN ET AL.			
		Examiner	Art Unit			
		Eric Coleman	2183			
Period fo	The MAILING DATE of this communication a r Reply	ppears on the cover sheet v	vith the correspondence address	•		
WHIC - Exter after - If NO - Failu Any r	CRTENED STATUTORY PERIOD FOR REFERENCE IS LONGER, FROM THE MAILING usions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by state the ply received by the Office later than three months after the mained patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN 1.136(a). In no event, however, may a od will apply and will expire SIX (6) MC ute, cause the application to become A	ICATION.  reply be timely filed  NTHS from the mailing date of this communication.  ABANDONED (35 U.S.C. § 133).			
Status	·					
1)	Responsive to communication(s) filed on					
• -	•	 nis action is non-final.				
<i>'</i> —	<del>' -</del>					
٥,۵	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Dispositi	on of Claims					
4)⊠	Claim(s) <u>13-18 and 20-35</u> is/are pending in t	he application.				
•	4a) Of the above claim(s) is/are withdrawn from consideration.					
	Claim(s) is/are allowed.					
•	Claim(s) <u>13-18 and 20-35</u> is/are rejected.					
· · · · · · · · · · · · · · · · · · ·	Claim(s) is/are objected to.					
8)□	Claim(s) are subject to restriction and	l/or election requirement.				
Applicati	on Papers					
9) 🗌 .	The specification is objected to by the Exami	ner.				
10)	The drawing(s) filed on is/are: a)☐ a	ccepted or b) objected to	by the Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)[	The oath or declaration is objected to by the	Examiner. Note the attache	ed Office Action or form PTO-152.			
Priority u	nder 35 U.S.C. § 119		· .			
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachmen	· ·	A\□ lote-d	Summany (BTO 412)			
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) (s)/Mail Date			
3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date  5) Notice of Informal Patent Application  6) Other:						

Art Unit: 2183

#### DETAILED ACTION

#### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 13-18, 20,21,24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Parady (patent NO. 6,295,600) in view of Joy (patent NO. 6,507,862).
- 2. Parady taught the invention substantially as claimed including a data processing ("DP") system comprising: multiple processing engines (32,34,36,38,40,42,44,46, see fig. 1) executing a least one instruction of a first thread having a first program counter[addresses in the program address registers](see. col. 3, lines 58-65), the at least one instruction including at least one instruction to issue request to a resource shared by the multiple processing engine (e.g., see figs. 1,2 and col. 3, line 8-col. 4, line 62);
- 3. Swapping execution to a second thread having a second program counter after processing engine execution of the at least one instruction to issue the request to the shared resource (e.g., see col. 4, line 3-col. 5, line 5); and

Application/Control Number: 10/643,438 Page 3

Art Unit: 2183

4. Swapping execution to the first thread after detection of a signal generated in response to the request to the shared resource (e.g., see col. 4, lines 52-62).

- 5. Parady did not expressly detail individual one of execution engines including corresponding arbiters to select threads for execution. Joy however taught individual ones of multihreaded execution engines (904,902) including arbiters (e.g., see col. 10, lines 26-40 and col. 13, lines 8-65)[each multithreaded pipeline has its own thread selectable flip-flop substitution logic used to create vertically multithreaded functionality].
- 6. One of ordinary skill in the DP art would have been motivated to combine the teachings of Parady and Joy. Parady taught processor the processed multiple threads and switched on a long latency event such as a cache miss to allow processing to continue on long latency events(e.g., see col. 2, lines 25-42). Joy taught the improvement of efficiency and parallel by introducing multithreading in two steps, vertical multithreading and horizontal multithreading (e.g., see col. 3, lines 3-13). Therefore one of ordinary skill would have been motivated to incorporate the Joy vertical and horizontal multithreading into the processor that already processed multiple threads to increase efficiency so that time threads would be processed in a timely manner when a long latency even occurred such as a cache miss.

As to the further limitation of claim 13, Parady taught executing one or more additional instructions of the first thread, after executing the at least one instruction (load or store) to issue the request to the shared resource (e.g., see col. 1, lines 50-62 and col. 4, line 63-col. 5, line 5)[for non blocking loads, which allow further instructions in the same thread after the load to be executed, with the system remaining and executing in

Art Unit: 2183

the first thread. Parady taught the non-blocking load typically later becomes a blocking load where at a later point the execution of further instructions is stopped while waiting for the load or store to complete and at that later point or later thread swapping is allowed].

- 7. As per claim 14, Parady taught selecting a thread to executed by the processing engine (e.g., see col. 3, lines 7-col. 4, line 7).
- 8. As per claim 15, Parady taught the states comprising currently being executed by the engine (e.g., see col. 4, line 29-col. 5, line 5)[executing the thread before thread switch on blocking load or executing the load without thread switch on non-blocking switch], available for execution available for execution but not currently executing (e.g., see col. 4, line 9-col. 5, line 5)[using round robin thread switching threads wait their turn for execution]; waiting for detection of a signal before being available for execution [after memory access that caused thread switch the thread must wait until it is pointed to again by the round robin thread pointer to continue its operation] and wherein the selecting comprises a thread from among threads available for execution, but not currently executing (e.g., see col. 4, line 29-col. 5, line 5).
- 9. As per claim 16, Parady taught the selecting for thread comprises selecting the thread based on a round-robin among the threads available for execution (e.g., see col. 4, line 18-col. 5, line 5).
- 10. As per claim 17, Parady taught selecting the thread comprises selecting a thread other than the first thread after detection of the signal and before swapping execution to

Art Unit: 2183

the first thread (e.g., see col. 3, lines 7-col. 4, line 7)[using round robin selection select between four threads].

Page 5

- 11. As per claim 18, Parady taught swapping execution comprises selecting a program counter associated with the selected thread (e.g., see col.. 3, line 58-65).
- 12. As per claims 20, 21, Parady taught executing instructions of a first thread explicitly requesting thread switching; and swapping execution to the second thread in response to the instruction explicitly requesting swapping (e.g., see col. 5, lines 6-53) [instruction that provides a conditional or unconditional jump to another thread], as per claim 21, Parady taught the instruction of the first thread explicit swapping does not comprise an instruction to issue a request to a shared resource (e.g. see col. 4, lines 63-66).
- 13. As per claim 24, Parady taught the shared resource comprising one of the following: a memory shared by the multiple processing engines internal to the processor and a memory shared by the multiple processing engines external to the processor (e.g. see fig. 1,2)[data cache(56) and L2 cache shared by the plural execution units] (32,34,36,38,40,42,44,46).

### Claim Rejections - 35 USC § 103

- 14. Claims 22, 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Parady (patent No. 6,295,600) in view of Joy (patent NO. 6,507,862).
- 15. Parady taught the invention as claimed including a data processing ("DP") system comprising: multiple processing engines (32,34,36,38,40,42,44,46, see fig. 1)

Art Unit: 2183

executing a least one instruction of a first thread having a first program counter[addresses in the program address registers](see. col. 3, lines 58-65), the at least one instruction including at least one instruction to issue request to a resource shared by the multiple processing engine (e.g., see figs. 1,2 and col. 3, line 8-col. 4, line 62);

- 16. Swapping execution to a second thread having a second program counter after processing engine execution of the at least one instruction to issue the request to the shared resource (e.g., see col. 4, line 3-col. 5, line 5); and
- 17. Swapping execution to the first thread after detection of a signal generated in response to the request to the shared resource (e.g., see col. 4, lines 52-62).
- 18. Parady did not expressly detail individual one of execution engines including corresponding arbiters to select threads for execution. Joy however taught individual ones of multihreaded execution engines (904,902) including arbiters (e.g., see col. 10, lines 26-40 and col. 13, lines 8-65)[each multithreaded pipeline has its own thread selectable flip-flop substitution logic used to create vertically multithreaded functionality].
- 19. As per claims 22,23 Parady did not expressly detail at least one instruction identifies the signal. However since Parady taught a system where a L2 cache miss signal is received by thread switching logic and signals from thread switching logic are sent via a common line to the plural threads (e.g., see fig. 3) There it would have been obvious to one of ordinary skill that the instruction in a particular thread that was executing would have identified its signal since each thread is sent each thread switching logic signal (otherwise all the threads would not be independent). As the claim

Art Unit: 2183

is understood the instruction identifies the signal by instructing the apparatus to determine whether the proper signal was received acknowledging receipt of the request or indicating the thread was to be switched or not due to long latency in processing the request, and this was taught by Parady as discussed above.

- 20. One of ordinary skill in the DP art would have been motivated to combine the teachings of Parady and Joy. Parady taught processor the processed multiple threads and switched on a long latency event such as a cache miss to allow processing to continue on long latency events(e.g., see col. 2, lines 25-42). Joy taught the improvement of efficiency and parallel by introducing multithreading in two steps, vertical multithreading and horizontal multithreading (e.g., see col. 3, lines 3-13). Therefore one of ordinary skill would have been motivated to incorporate the Joy vertical and horizontal multithreading into the processor that already processed multiple threads to increase efficiency so that time threads would be processed in a timely manner when a long latency even occurred such as a cache miss.
- 21. Claim is 25 rejected under 35 U.S.C. 103(a) as being unpatentable over Parady and Joy as applied to claim 13 above, and further in view of Ramakrishnan et al (patent No. 6,085,215).
- 22. Ramakrishnan taught receiving a packet; and processing the packet using the first thread (e.g., see col. 9, lines 23-43, and col. 10, line 20-col. 11, line 47).
- 23. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Parady and Ramakrishnan. Both references are directed toward the processing of data in plural threads using round robin thread scheduling (e.g., see col.

Art Unit: 2183

11, lines 48-51 of Ramakrishnan. One of ordinary skill would have been motivated to add the Ramakrishnan teachings of receiving and processing packets using thread processing method and apparatus at least to provide a real world application for the thread processing of the Parady system (e.g., see col. 1, lines 10-33 of Ramakrishnan).

Page 8

24. One of ordinary skill in the DP art would have been motivated to combine the teachings of Ramkrishnan and Joy. Ramikrishnan taught the a network processor the processed multiple threads in a real-time processing where time critical functions are preformed by establishing threads and scheduling the tasks for improved performance in a network communication (e.g., see col. 4, line 33-col. 5, line 45). Joy taught the improvement of efficiency and parallel by introducing multithreading in two steps, vertical multithreading and horizontal multithreading (e.g., see col. 3, lines 3-13). Therefore one of ordinary skill would have been motivated to incorporate the Joy vertical and horizontal multithreading into the network processor that already processed multiple threads in real-time so for same reason namely to increase efficiency so that time critical threads would be processed in a timely manner.

### Claim Rejections - 35 USC § 103

25. Claims 26-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ramakrishnan (patent No. 6,085,215) in view of Parady (patent No. 6,295,600) and Joy patent No. 6,507,862).

Art Unit: 2183

- 26. Ramakrishnan taught the invention as claimed including a data processing ("DP") system comprising:
  - a) Ethernet media access controller (e.g., see col. 2, lines 8-19); and
- b) At least one network processor (28) communicatively coupled to the at least one Ethernet media access controller (e.g., see fig. 1) the processor processing multiple threads (e.g., see col. 7, line 53-col. 8, line 53) and interface (20) to the Ethernet media access controller (e.g., see fig. 1).
- 27. Ramakrishnan did not specify (claims 26,31) the internal configuration of the network processor that processed the multiple threads in real-time. Parady, however. taught a processor comprising multiple multithreaded processing engines (32,34,36,38,40,42,44,46)[note multiple threads for integer thread in integer register files in integer execution logic and multiple threads for floating point threads stored in FP register files in floating point execution logic in figure 3 and figure 5 (e.g., see col. 5, lines 16-28)],
- 28. Ramakrishnan taught memory internal to the processor shared by the multiple processing engines (L2 cache e.g., see fig. 2); at least one interface to the at least one memory external to the network processor (cache control system/interface 22).
- 29. Ramakrishnan did not specify (claim 26) that individual ones of the engines including an arbiter to select a thread to execute, however Parady taught grouping of the threads into a integer thread group stored in integer register files (48,158) and a floating point thread group stored in floating point register files (50,172) that are respectively executed on the integer execution logic and floating point execution logic

Art Unit: 2183

(e.g., see figs. 3,5 and col. 5, lines 16-28). One of ordinary skill would have been motivated to include individual thread switching logic within the processing engines in at least one implementation of the Ramakrishnan and Parady teachings at least to provide the system with the ability to efficiently perform thread switching when only one floating point unit and one integer unit were used for the plurality of grouped threads such as when the other execution logic was not operational or when to reduce system cost only one integer and one floating point unit was employed. On the other hand, Joy taught taught individual ones of multithreaded execution engines (904,902) including arbiters (e.g., see col. 10, lines 26-40 and col. 13, lines 8-65)[each multithreaded pipeline has its own thread selectable flip-flop substitution logic used to create vertically multithreaded functionality].

- 30. One of ordinary skill would have been motivated to combine the teachings of Ramakrishnan and Parady. The incorporation of the specifics of the thread switching logic as taught by Parady would have allowed the Ramakrishnan system to efficiently implement the switching of thread in packet processing.
- 31. One of ordinary skill in the DP art would have been motivated to combine the teachings of Ramkrishnan and Joy. Ramikrishnan taught the a network processor the processed multiple threads in a real-time processing where time critical functions are preformed by establishing threads and scheduling the tasks for improved performance in a network communication (e.g., see col. 4, line 33-col. 5, line 45). Joy taught the improvement of efficiency and parallel by introducing multithreading in two steps, vertical multithreading and horizontal multithreading (e.g., see col. 3, lines 3-13).

- - -

Art Unit: 2183

Therefore one of ordinary skill would have been motivated to incorporate the Joy vertical and horizontal multithreading into the network processor that already processed multiple threads in real-time so for same reason namely to increase efficiency so that time critical threads would be processed in a timely manner.

As the further limitation of claim 26, 31Parady taught the multiple multi-threaded processing engines (e.g., see fig. 3) configured to executed one or more instructions of a first thread, after execution of an instruction of the first thread that issued a request to a shared resource and before swapping of the first thread for another thread (e.g., see col. 1, lines 50-62 for non-blocking loads). Parady taught executing one or more additional instructions of the first thread, after executing the at least one instruction (load or store) to issue the request to the shared resource (e.g., see col. 1, lines 50-62 and col. 4, line 63-col. 5, line 5)[for non blocking loads, which allow further instructions in the same thread after the load to be executed, with the system remaining and executing in the first thread. Parady taught the non-blocking load typically later becomes a blocking load where at a later point the execution of further instructions is stopped while waiting for the load or store to complete and at that later point or later at thread switch is allowed].

32. As per claims 27,32, Parady taught the states comprising currently being executed by the engine (e.g., see col. 4, line 29-col. 5, line 5)[executing the thread before thread switch on blocking load or executing the load without thread switch on non-blocking switch], available for execution available for execution but not currently executing (e.g., see col. 4, line 9-col. 5, line 5)[using round robin thread switching

Art Unit: 2183

threads wait their turn for execution]; waiting for detection of a signal before being available for execution [after memory access that caused thread switch the thread must wait until it is pointed to again by the round robin thread pointer to continue its operation] and wherein the selecting comprises a thread from among threads available for execution, but not currently executing (e.g., see col. 4, line 29-col. 5, line 5).

- 33. As per claims 28,33, Parady taught the selecting for thread comprises selecting the thread based on a round-robin among the threads available for execution (e.g., see col. 4, line 18-col. 5, line 5).
- 34. As per claims 29,34, Parady taught swapping execution comprises selecting a program counter associated with the selected thread (e.g., see col.. 3, line 58-65). Therefore in the implementation with an individual arbiter internal the each execution unit one of ordinary skill would have been motivated to has the individual processing engines use a program counter associated with the thread selected by the processing engine's arbiter since the arbiter would have been readily available.
- 35. As to claims 30,35, Parady taught executing instructions of a first thread explicitly requesting thread switching; and swapping execution to the second thread in response to the instruction explicitly requesting swapping (e.g., see col. 5, lines 6-53)[instruction that provides a conditional or unconditional jump to another thread].

## Response to Arguments

Applicant's arguments with respect to claims 13-35 have been considered but are most in view of the new ground(s) of rejection.

#### Conclusion

Art Unit: 2183

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Coleman whose telephone number is (571) 272-4163. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Page 14

Application/Control Number: 10/643,438

Art Unit: 2183

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

EC

ERIC COLEMAN PRIMARY EXAMINER